Alliance Memory SDRAM 256 MB Surface, 54-Pin 16 bit TSOP

This image is representative of the product range

Bulk discount available

Subtotal (1 tray of 108 units)*

PHP27,126.36

(exc. VAT)

PHP30,381.48

(inc. VAT)

Add to Basket
Select or type quantity
Orders below PHP3,000.00 (exc. VAT) cost PHP150.00.
Temporarily out of stock
  • Shipping from April 20, 2026
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units
Per Unit
Per Tray*
108 - 216PHP251.17PHP27,126.36
324 - 432PHP249.157PHP26,908.96
540 - 972PHP240.121PHP25,933.07
1080 - 1944PHP218.013PHP23,545.40
2052 +PHP207.97PHP22,460.76

*price indicative

RS Stock No.:
230-8419
Mfr. Part No.:
AS4C16M16SA-7TCN
Manufacturer:
Alliance Memory
Find similar products by selecting one or more attributes.
Select all

Brand

Alliance Memory

Memory Size

256MB

Product Type

SDRAM

Organisation

16M x 16 Bit

Data Bus Width

16bit

Address Bus Width

13bit

Number of Bits per Word

16

Maximum Clock Frequency

166MHz

Maximum Random Access Time

5.4ns

Number of Words

4M

Mount Type

Surface

Package Type

TSOP

Minimum Operating Temperature

0°C

Pin Count

54

Maximum Operating Temperature

70°C

Width

10.29 mm

Series

AS4C16M16SA-C&I

Standards/Approvals

No

Length

22.35mm

Height

1.2mm

Minimum Supply Voltage

3V

Supply Current

60mA

Automotive Standard

No

Maximum Supply Voltage

3.6V

The Alliance Memory 256Mb SDRAM is a high-speed CMOS synchronous DRAM containing 256 Mbits. It is internally configured as 4 Banks of 4M word x 16 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a BankActivate command which is then followed by a Read or Write command.

Fast access time from clock: 5/5.4 ns

Fast clock rate: 166/143 MHz

Fully synchronous operation

Internal pipelined architecture

4M word x 16-bit x 4-bank

Related links