Alliance Memory AS4C16M16SA-6TIN SDRAM 256 MB Surface, 54-Pin 16 bit TSOP

This image is representative of the product range

Bulk discount available

Subtotal (1 pack of 2 units)*

PHP533.90

(exc. VAT)

PHP597.96

(inc. VAT)

Add to Basket
Select or type quantity
Orders below PHP3,000.00 (exc. VAT) cost PHP150.00.
In Stock
  • 190 unit(s) ready to ship from another location
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units
Per Unit
Per Pack*
2 - 8PHP266.95PHP533.90
10 - 18PHP242.645PHP485.29
20 - 48PHP237.72PHP475.44
50 - 98PHP235.605PHP471.21
100 +PHP212.005PHP424.01

*price indicative

Packaging Options:
RS Stock No.:
230-8416
Distrelec Article No.:
304-31-276
Mfr. Part No.:
AS4C16M16SA-6TIN
Manufacturer:
Alliance Memory
Find similar products by selecting one or more attributes.
Select all

Brand

Alliance Memory

Product Type

SDRAM

Memory Size

256MB

Organisation

16M x 16 Bit

Data Bus Width

16bit

Address Bus Width

13bit

Maximum Clock Frequency

166MHz

Number of Bits per Word

16

Maximum Random Access Time

5ns

Number of Words

4M

Mount Type

Surface

Package Type

TSOP

Pin Count

54

Minimum Operating Temperature

-40°C

Maximum Operating Temperature

85°C

Standards/Approvals

No

Width

10.29 mm

Length

22.35mm

Height

1.2mm

Series

AS4C16M16SA-C&I

Minimum Supply Voltage

3V

Maximum Supply Voltage

3.6V

Supply Current

60mA

Automotive Standard

No

The Alliance Memory 256Mb SDRAM is a high-speed CMOS synchronous DRAM containing 256 Mbits. It is internally configured as 4 Banks of 4M word x 16 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a BankActivate command which is then followed by a Read or Write command.

Fast access time from clock: 5/5.4 ns

Fast clock rate: 166/143 MHz

Fully synchronous operation

Internal pipelined architecture

4M word x 16-bit x 4-bank

Related links