Nexperia 74HC165D,653 8-stage Surface Mount Shift Register 74HC, 16-Pin SOIC

Subtotal (1 reel of 2500 units)*

PHP20,552.50

(exc. VAT)

PHP23,020.00

(inc. VAT)

Add to Basket
Select or type quantity
Temporarily out of stock
  • 12,500 unit(s) shipping from May 27, 2026
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units
Per Unit
Per Reel*
2500 +PHP8.221PHP20,552.50

*price indicative

RS Stock No.:
170-7987
Mfr. Part No.:
74HC165D,653
Manufacturer:
Nexperia
Find similar products by selecting one or more attributes.
Select all

Brand

Nexperia

Package Type

SO

Logic Function

Shift Register

Number of Stages

8

Logic Family

74HC

Mounting Type

Surface Mount

Operation Mode

Serial, Parallel to Serial

Number of Elements

1

Pin Count

16

Minimum Operating Supply Voltage

2 V

Maximum Operating Supply Voltage

6 V

Dimensions

10 x 4 x 1.45mm

Triggering Type

Positive Edge

Minimum Operating Temperature

-40 °C

Direction Type

Uni-Directional

Preset Type

Asynchronous, Synchronous

Maximum Operating Temperature

125 °C

74HC Family Counters & Shift Registers, Nexperia


A range of 74HC Family CMOS Logic Counters and Shift Registers from NXP. The 74HC Family use silicon gate CMOS technology to achieve operating speeds similar to the LSTTL family but with the low power consumption of standard CMOS integrated circuits.

High-Speed CMOS Logic
Operating Voltage: 2 to 6 V
Compatibility: Input CMOS, Output CMOS

The 74HC165, 74HCT165 are high-speed Si-gate CMOS devices. They are pin compatible with Low-power Schottky TTL (LSTTL). The 74HC165, 74HCT165 are 8-bit parallel-load or serial-in shift registers with complementary serial outputs (Q7 and Q7) available from the last stage. When the parallel load (PL) input is LOW, parallel data from the D0 to D7 inputs are loaded into the register asynchronously. When PL is HIGH, data enters the register serially at the DS input and shifts one place to the right (Q0 → Q1 → Q2, etc.) with each positive-going clock transition. This feature allows parallel-to-serial converter expansion by tying the Q7 output to the DS input of the succeeding stage. The clock input is a gated-OR structure which allows one input to be used as an active LOW clock enable (CE) input.

Simple control interface
I/O expansion
Asynchronous and synchronous load options
High frequency
Cascadable
LED drivers
Key applications
Displays
Control units

For these non-cancellable (NC), and non-returnable (NR) products, Terms and Conditions apply.



74HC Family

Related links