Alliance Memory AS4C4M16SA-7BCN SDRAM 64 MB Surface, 54-Pin 16 bit FBGA

This image is representative of the product range

Bulk discount available

Subtotal (1 pack of 5 units)*

PHP915.12

(exc. VAT)

PHP1,024.935

(inc. VAT)

Add to Basket
Select or type quantity
Orders below PHP3,000.00 (exc. VAT) cost PHP150.00.
In Stock
  • 35 unit(s) ready to ship from another location
  • Plus 345 unit(s) shipping from April 16, 2026
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units
Per Unit
Per Pack*
5 - 5PHP183.024PHP915.12
10 - 20PHP163.798PHP818.99
25 - 45PHP162.31PHP811.55
50 - 95PHP161.564PHP807.82
100 +PHP143.828PHP719.14

*price indicative

Packaging Options:
RS Stock No.:
230-8432
Mfr. Part No.:
AS4C4M16SA-7BCN
Manufacturer:
Alliance Memory
Find similar products by selecting one or more attributes.
Select all

Brand

Alliance Memory

Product Type

SDRAM

Memory Size

64MB

Organisation

4M x 16 bit

Data Bus Width

16bit

Address Bus Width

12bit

Number of Bits per Word

16

Maximum Clock Frequency

166MHz

Maximum Random Access Time

5.4ns

Number of Words

1M

Mount Type

Surface

Package Type

FBGA

Minimum Operating Temperature

0°C

Pin Count

54

Maximum Operating Temperature

70°C

Length

8mm

Series

AS4C4M16SA-C&I

Width

22.35 mm

Height

1.2mm

Standards/Approvals

No

Automotive Standard

No

Minimum Supply Voltage

3V

Maximum Supply Voltage

3.6V

The Alliance Memory 64Mb SDRAM is a high-speed CMOS synchronous DRAM containing 64 Mbits. It is internally configured as 4 Banks of 1M word x 16 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a Bank Activate command which is then followed by a Read or Write command.

Fast access time from clock: 4.5/5.4/5.4 ns

Fast clock rate: 200/166/143 MHz

Fully synchronous operation

Internal pipelined architecture

1M word x 16-bit x 4-bank

Related links