Renesas Electronics 49FCT3805APYG Buffer/Clock Driver, 20-Pin 11 SSOP

This image is representative of the product range

Bulk discount available

Subtotal (1 pack of 5 units)*

PHP388.08

(exc. VAT)

PHP434.65

(inc. VAT)

Add to Basket
Select or type quantity
In Stock
  • 525 unit(s) ready to ship from another location
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units
Per Unit
Per Pack*
5 - 5PHP77.616PHP388.08
10 - 20PHP70.69PHP353.45
25 - 95PHP66.45PHP332.25
100 - 250PHP54.434PHP272.17
255 +PHP53.306PHP266.53

*price indicative

Packaging Options:
RS Stock No.:
254-4923
Mfr. Part No.:
49FCT3805APYG
Manufacturer:
Renesas Electronics
Find similar products by selecting one or more attributes.
Select all

Brand

Renesas Electronics

Product Type

Buffer/Clock Driver

Mount Type

Surface

Package Type

SSOP

Pin Count

20

Minimum Supply Voltage

3V

Maximum Supply Voltage

3.6V

Minimum Operating Temperature

-40°C

Maximum Operating Temperature

85°C

Series

49FCT

Standards/Approvals

No

Automotive Standard

No

Number of Outputs

11

The Renesas Electronics buffer/non-inverting clock driver built using advanced dual metal CMOS technology. The device consists of two banks of drivers, each with a 1:5 fanout and its own output enable control. The device has a heartbeat monitor for diagnostics and PLL driving. The MON output is identical to all other outputs and complies with the output specifications in this document. It offers low capacitance inputs with hysteresis. It is designed for high speed clock distribution where signal quality and skew are critical. It is also allows single point-topoint transmission line driving in applications such as address distribution, where one signal must be distributed to multiple recievers with low skew and high signal quality.

0.5 MICRON CMOS technology

Guaranteed low skew < 500ps (max.)

Very low duty cycle distortion < 1.0ns (max.)

Very low CMOS power levels

TTL compatible inputs and outputs

Inputs can be driven from 3.3V or 5V components

Two independent output banks with 3-state control

Available in SSOP, SOIC, and QSOP packages

Related links