Hex D flip-flop w/reset,SN74LS174N DIP16

Technical data sheets
Legislation and Compliance
RoHS Certificate of Compliance
Product Details

74LS Family Flip-Flops & Latches, Texas Instruments

Texas Instruments range of Flip-Flops and Latches from the 74LS Family of Low Power Schottky Logic ICs. The 74LS Family use bipolar junction technology coupled with Schottky diode clamps to achieve operating speeds equal to the original 74TTL family but with much lower power consumption.

74LS Family

Specifications
Attribute Value
Logic Family LS
Logic Function D Type
Input Type Single Ended
Output Signal Type Single Ended
Triggering Type Positive Edge
Polarity Non-Inverting
Mounting Type Through Hole
Package Type PDIP
Pin Count 16
Set/Reset Master Reset
Number of Elements per Chip 6
Maximum Propagation Delay Time @ Maximum CL 30 ns @ 5 V
Dimensions 19.3 x 6.35 x 4.57mm
Maximum Operating Supply Voltage 5.25 V
Width 6.35mm
Minimum Operating Supply Voltage 4.75 V
Height 4.57mm
Minimum Operating Temperature 0 °C
Maximum Operating Temperature +70 °C
Propagation Delay Test Condition 15pF
Length 19.3mm
Price Each (In a Tube of 25)
PHP 41.209
(exc. VAT)
PHP 46.154
(inc. VAT)
units
Per Unit
Per Tube*
25 +
PHP41.209
PHP1,030.225
*price indicative
Due to temporarily constrained supply, RS is unable to accept backorders at this time
Related Products
Texas Instruments range of Flip-Flops and Latches from ...
Description:
Texas Instruments range of Flip-Flops and Latches from the 74HC Family of CMOS Logic ICs. The 74HC Family use silicon gate CMOS technology to achieve operating speeds similar to the LSTTL family but with the low power consumption of standard ...
Advanced Ultra-Low-Voltage CMOS logicOperating voltage: 0.8 to 2.7Single ...
Description:
Advanced Ultra-Low-Voltage CMOS logicOperating voltage: 0.8 to 2.7Single gate package.
Dual D-type flip-flop with set and reset, positive-edge ...
Description:
Dual D-type flip-flop with set and reset, positive-edge trigger, The 74HC74 and 74HCT74 are dual positive edge triggered D-type flip-flop. They have individual data (nD), clock (nCP), set (nSD) and reset (nRD) inputs, and complementary nQ and nQ outputs. Data ...
Low-Voltage CMOS logicSingle gate packageOperating Voltage: 1.65 to ...
Description:
Low-Voltage CMOS logicSingle gate packageOperating Voltage: 1.65 to 5.5 VCompatibility: Input LVTTL/TTL, Output LVCMOSLatch-up performance exceeds 100 mA per JESD 78 Class IIESD protection exceeds JESD 22.