Texas Instruments SN74LS244DW Octal Buffer & Line Driver, 3-State, 4.75 → 5.25 V, 20-Pin SOIC

Technical data sheets
Legislation and Compliance
RoHS Certificate of Compliance
COO (Country of Origin): DE
Product Details

74LS Family Inverters & Buffers, Texas Instruments

Texas Instruments range of Inverters and Buffers from the 74LS Family of Low Power Schottky Logic ICs. The 74LS Family use bipolar junction technology coupled with Schottky diode clamps to achieve operating speeds equal to the original 74TTL family but with much lower power consumption.

74LS Family

Specifications
Attribute Value
Logic Family LS
Logic Function Buffer, Line Driver
Number of Channels per Chip 8
Input Type Single Ended
Output Type 3 State
Polarity Non-Inverting
Mounting Type Surface Mount
Package Type SOIC
Pin Count 20
Maximum High Level Output Current -15mA
Maximum Low Level Output Current 24mA
Maximum Propagation Delay Time @ Maximum CL 18 ns @ 5 V
Dimensions 12.8 x 7.52 x 2.35mm
Height 2.35mm
Maximum Operating Temperature +70 °C
Length 12.8mm
Propagation Delay Test Condition 45pF
Maximum Operating Supply Voltage 5.25 V
Minimum Operating Temperature 0 °C
Width 7.52mm
Minimum Operating Supply Voltage 4.75 V
125 In Global stock for delivery within 4 - 8 working days
Price Each (In a Tube of 25)
PHP 44.00
(exc. VAT)
PHP 49.28
(inc. VAT)
units
Per Unit
Per Tube*
25 +
PHP44.00
PHP1,100.00
*price indicative
Due to temporarily constrained supply, RS is unable to accept backorders at this time
Related Products
Texas Instruments range of Inverters and Buffers from ...
Description:
Texas Instruments range of Inverters and Buffers from the 74LVC Family of Low-voltage CMOS Logic ICs. The 74LVC Family use silicon gate CMOS technology and is designed to operate at 3.3V, allowing a significant reduction in power consumption when compared ...
Advanced High-Speed CMOS, TTL logicOperating voltage: 4.5 to ...
Description:
Advanced High-Speed CMOS, TTL logicOperating voltage: 4.5 to 5.5Compatibility: Input TTL, Output TTLESD protection exceeds JESD 22Latch-up performance exceeds 250 mA per JESD 17.
Low-Voltage CMOS logicSingle gate packageOperating Voltage: 1.65 to ...
Description:
Low-Voltage CMOS logicSingle gate packageOperating Voltage: 1.65 to 5.5 VCompatibility: Input LVTTL/TTL, Output LVCMOS.
Low-Voltage CMOS logicSingle gate packageOperating Voltage: 1.65 to ...
Description:
Low-Voltage CMOS logicSingle gate packageOperating Voltage: 1.65 to 5.5 VCompatibility: Input LVTTL/TTL, Output LVCMOS.